|
Serial Link Analysis Webinar
The Future is Now: Multi-Gigabit Design with Xilinx IBIS-AMI Models
Original Broadcast:
Thursday, November 12, 2009
View Now
(We strongly recommend using Internet Explorer to view this webinar)
Next generation communications, networking, and consumer electronics products are replacing high-speed parallel interfaces with
multi-gigabit serial links as the primary means of moving data within a system. Conventional signal integrity and timing analysis
won’t work for these links, which require analyzing millions of bits worth of behavior to reliably determine how jitter, noise and
crosstalk affect link operating margins. The IBIS-AMI modeling specification enables standardized, interoperable simulation of SerDes PHYs
at the high levels of simulation performance and accuracy needed to correctly predict the behavior of serial links. This webinar
highlights how IBIS-AMI based simulation will enable you to increase design reliability while reducing engineering design time.
Using SiSoft’s Quantum Channel Designer software and IBIS-AMI models, systems designers can experiment with different combinations of
channel lengths, connectors, via designs and Transmit / Receive equalization to quickly determine which configurations provide adequate
operating margin and which don't. Pre- and post-layout simulation with Quantum Channel Designer allows designers to validate designs and
reduce time to market while increasing confidence in their design's reliability and manufacturability.
This complimentary webinar focuses on the following topics:
- Xilinx IBIS-AMI simulation models for Virtex®-5, Virtex®-6 and Spartan®-6
- Predicting serial link operating margins using simulation
- Co-optimizing your channel design and SerDes configuration
- Assessing the impact of jitter, noise & crosstalk
- Xilinx IBIS-AMI Design Kits for SiSoft’s Quantum Channel Designer
View Now
(We strongly recommend using Internet Explorer to view this webinar)
About the Presenters
Anthony Torza is a Sr. Technical Marketing Manager for Xilinx specializing in Serial Transceivers. Previously he was a System Architect
and Hardware design engineer for various telecom equipment companies including CIENA and Tellabs. He holds an MSEE from Stanford.
Todd Westerhoff, vice president of software products for SiSoft, has over 30 years experience in the
modeling and analysis of electronic systems, including 13 years of signal integrity experience.
|
© 2002-2009 Signal Integrity Software, Inc.