Multi-Gigabit Serial Link Design

As serial link speeds increase, eyes close at the receiver input and active equalization circuitry is needed inside the receiver to recover a usable signal. The behavior of the receiver's equalization and clock recovery behavior must be analyzed over tens of millions of bits to get a reasonable estimate of the link's Bit Error Rate (BER) Quantum Channel Designer combines time-domain, frequency domain and statistical techniques to provide support for this new class of designs.

QSI Datasheet (PDF)

High Speed Parallel Interface Design

Quantum-SI integrates timing, signal integrity and crosstalk analysis to provide true high speed design closure for system, FPGA and ASIC designs.
Quantum-SI Design Kits give you a head start on your design cycle by offering pre-scrubbed and pre-integrated static timing and signal integrity models for popular standard interfaces, in addition to detailed documentation. Quantum-SI Design Kits allow you to start simulating immediately, and can be readily adapted to your design's specific requirements.

In This Section:

Other Sections:

From Our Customers:

“We are delighted to be working with SiSoft.  As the established leader in the field of system design and analysis for high-speed parallel and serial interfaces and multi-gigabit serial links, SiSoft has enabled us to ensure the signal integrity on all our NFP-32xx high-speed interfaces. By making SiSoft’s technology and capabilities available to our NFP-32xx customers, SiSoft is helping them to accelerate development time while minimizing risks.”
Niel Viljoen,
Founder and CEO of Netronome

Netronome - Accelerated Development Time with SiSoft Technology