Featured News:

More News:

November 2019 - TechNeeks
in Newsletters - 12/19/2019
Exercising engineering judgement, configuring SiSoft's advanced SerDes model, checking your pulse response rate, updating your design kits, how you can fix signal integrity issues in software and Smith charts.

October 2019 - TechNeeks
in Newsletters - 10/24/2019
Work WITH your Layout Engineer, QSI Crosstalk Video Series, Data Mining, Technical Paper on Repeaters, Simulating Serial Links, 100GBASE-KR (802.3bj) Kit.

September 2019 - TechNeeks
in Newsletters - 09/19/2019
Relevant Feature Size (which lengths to model and design carefully), Using Kits to automate compliance, Automate Loss/Eye Masks and Measurements, How to Length Match above 10 Gbps, PCB Materials vs. Frequency, DesignCon 2020.

August 2019 - TechNeeks
in Newsletters - 08/15/2019
What is Signal Integrity, S-parameters, 7 Steps to Successful Serial Link Layout, Improving your design with TDR, AC Coupling / DC Blocking Capacitors, QSI DDRx Kits.

July 2019 - TechNeeks
in Newsletters - 07/16/2019
History of IBIS, Simulating with HSPICE Buffer Models, Using Design of Experiments (DOE) to trim analysis time from weeks to hours, PCIe Gen 4 Design Kit, Managing PCB Crosstalk, Latest Software release.

June 2019 - TechNeeks
in Newsletters - 06/19/2019
DDRx Memory Interfacing, Sweeping Trace and Via Models. Slew Rate derating, Rule of Thumb for structures in layout and simulation, QCD Training Videos, How to easily submit a "ticket" for a bug fix

May 2019 - TechNeeks
in Newsletters - 05/30/2019
SerDes Toolbox, Measurement Correlation, Simulating Thousands of Serial Links, Set up QCD to make automated measurements, SI in Practice, PCB Materials vs. Frequency

April 2019 - TechNeeks
in Newsletters - 04/23/2019
Simulating a Serial Link, Configure SiSoft’s advanced SerDes model to match your device specs, Generating COM in QCD, Serial Link Layout, AC Coupling/DC Blocking Capacitors, Repeaters: Learn to Love 'em (Technical Paper)

March 2019 - TechNeeks
in Newsletters - 03/22/2019
Power Integrity, QCD Libraries, Using S-Parameter Data, Fixing Signal Integrity Issues in Software, EBD Models in Pre-layout, FFE vs. CTLE vs. DFE  

February 2019 - TechNeeks
in Newsletters - 02/21/2019
Introducing SerDes Toolbox, SerDes Toolbox and DDR5. PCB Trace Impedance, IBIS-AMI, Managing your Traces and Vias, CAUI-XLAUI for 100, 40, and 25.78125 Gbps